Leakage Power Reduction Through Input Vector Control
نویسنده
چکیده
Leakage power is increasing much faster than dynamic power at smaller linewidths. To counteract this, a number of techniques have been introduced which attempt to minimize leakage power, by exploiting the stack effect and controlling VT . This project further explores the tradeoffs in such techniques, focusing on methods using input vector control.
منابع مشابه
Backtrack Input Vector Algorithm for Leakage Reduction in Cmos Vlsi Digital Circuit Design
A new algorithm based on Input Vector Control (IVC) technique is proposed, which shifts logic gate of a circuit to its minimum leakage state, when device goes into its idle state. Leakage current in CMOS VLSI circuit has become a major constrain in a battery operated device for technology node below 90nm, as it drains the battery even when a circuit is in standby mode. Major concern is the leak...
متن کاملکاهش ولتاژ وجه مشترک در مبدل ماتریسی با حذف بردار صفر
Matrix Converter (MC) is a direct energy conversion device with high input power factor. In the Direct Matrix Converter modulation, the Space Vector Modulation (SVM) method by simultaneous control of the input current and output voltage is used. In this method sum of the phase voltages in the central point of load is nonzero, then nonzero Common-Mode Voltage (CMV) in central point is produce...
متن کاملInput vector control for post-silicon leakage current minimization under manufacturing variations
We present the first approach for post-silicon leakage power reduction through input vector control (IVC) that takes into account the impact of the manufacturing variability (MV). Because of the MV, the integrated circuits (ICs) implementing one design require different input vectors to achieve their lowest leakage states. There are two major challenges that have to be addressed. The first is t...
متن کاملNBTI and Power Reduction Using an Input Vector Control and Supply Voltage Assignment Method
As technology scales, negative bias temperature instability (NBTI) becomes one of the primary failure mechanisms for Very Large Scale Integration (VLSI) circuits. Meanwhile, the leakage power increases dramatically as the supply/threshold voltage continues to scale down. These two issues pose severe reliability problems for complementary metal oxide semiconductor (CMOS) devices. Because both th...
متن کاملA Combined Approach of IVC and GR for Leakage Power Reduction in CMOS VLSI Digital Circuit
In Deep Sub-Micron (DSM) technology, leakage power dissipation consumes the substantial percentage of the total power dissipation and rises exponentially according to the International Technology Roadmap for Semiconductor (ITRS). Leakage power decreases battery life for the entire portable battery operated device such as mobile phones, laptop and cam coder etc. VLSI design constraints are alway...
متن کامل